Browsing bySubjectCMOS integrated circuits

Jump to:
All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
  • Sort by:
  • In order:
  • Results/Page
  • Authors/Record:

Showing results 1 to 3 of 3

Issue DateTitleAuthor(s)
2022-12A CMOS Microelectrode Array System With Reconfigurable Sub-Array Multiplexing Architecture Integrating 24,320 Electrodes and 380 Readout ChannelsCha, Ji-Hyoung; Park, Jee-Ho; Park, Yongjae; Shin, Hyogeun; Hwang, Kyeong Seob; Cho, Il-Joo; Kim, Seong-Jin
2022-03A Low-noise CMOS SPAD Pixel with 12.1 ps SPTR and 3 ns Dead TimeGramuglia, F.; Wu, M.; Bruschini, C.; Lee, M.; Charbon, E.
2022-03Engineering Breakdown Probability Profile for PDP and DCR Optimization in a SPAD Fabricated in a Standard 55nm BCD ProcessGramuglia, F.; Keshavarzian, P.; Kizilkan, E.; Bruschini, C.; Tan, S.S.; Tng, M.; Quek, E.; Lee, M.; Charbon, E.

BROWSE