Browsing bySubjectIII-V

Jump to:
All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
  • Sort by:
  • In order:
  • Results/Page
  • Authors/Record:

Showing results 1 to 8 of 8

Issue DateTitleAuthor(s)
2020-023D Stackable Synaptic Transistor for 3D Integrated Artificial Neural NetworksKim, Seong Kwang; Jeong, YeonJoo; Bidenko, Pavlo; Lim, Hyeong-Rak; Jeon, Yu -Rim; Kim, Hansung; Lee, Yun Jung; Geum, Dae-Myeong; Han, JaeHoon; Choi, Changhwan; Kim, Hyung-jun; Kim, SangHyeon
2019-11Epitaxial Lift-Off Technology for Large Size III-V-on-Insulator SubstrateLee, Subin; Kim, Seong Kwang; Han, Jae-Hoon; Song, Jin Dong; Jun, Dong-Hwan; Kim, Sang-Hyeon
2017-09Fabrication of InGaAs-on-Insulator Substrates Using Direct Wafer-Bonding and Epitaxial Lift-Off TechniquesKim, Seong Kwang; Shim, Jae-Phil; Geum, Dae-Myeong; Kim, Chang Zoo; Kim, Han-Sung; Song, Jin Dong; Choi, Sung-Jin; Kim, Dae Hwan; Choi, Won Jun; Kim, Hyung-Jun; Kim, Dong Myong; Kim, Sanghyeon
2016-08Fully subthreshold current-based characterization of interface traps and surface potential in III-V-on-insulator MOSFETsKim, Seong Kwang; Lee, Jungmin; Geum, Dae-Myeong; Park, Min-Su; Choi, Won Jun; Choi, Sung-Jin; Kim, Dae Hwan; Kim, Sanghyeon; Kim, Dong Myong
2022-09Guard-Ring-Free InGaAs/InP Single-Photon Avalanche Diode Based on a Novel One-Step Zn-Diffusion TechniqueKizilkan, Ekin; Karaca, Utku; Pesic, Vladimir; Lee, Myung-Jae; Bruschini, Claudio; SpringThorpe, Anthony J.; Walker, Alexandre W.; Flueraru, Costel; Pitts, Oliver J.; Charbon, Edoardo
2018-05Impact of Ground Plane Doping and Bottom-Gate Biasing on Electrical Properties in In0.53Ga0.47As-OI MOSFETs and Donor Wafer Reusability Toward Monolithic 3-D Integration With In0.53Ga0.47As ChannelKim, Seong Kwang; Shim, Jae-Phil; Geum, Dae-Myeong; Kim, Jaewon; Kim, Chang Zoo; Kim, Han-Sung; Song, Jin Dong; Choi, Sung-Jin; Kim, Dae Hwan; Choi, Won Jun; Kim, Hyung-Jun; Kim, Dong Myong; Kim, Sanghyeon
-MBE Growth of III-V Based Materials and its Applications to 2D/1D/0D StructuresSONG, JIN-DONG
-Wafer Bonging Process for III-V MOSFET and Monolithic 3D Integration on Si SubstratesKim Hyung-jun; Sanghyeon Kim

BROWSE