Sub-60-nm Extremely Thin Body InxGa1-xAs-On-Insulator MOSFETs on Si With Ni-InGaAs Metal S/D and MOS Interface Buffer Engineering and Its Scalability
- Sub-60-nm Extremely Thin Body InxGa1-xAs-On-Insulator MOSFETs on Si With Ni-InGaAs Metal S/D and MOS Interface Buffer Engineering and Its Scalability
- 김상현; Masafumi Yokoyama; Noriyuki Taoka; Ryosho Nakane; Tetsuji Yasuda; Noboru Fukuhara; Masahiko Hata; Mitsuru Takenaka; Shinichi Takagi
- Issue Date
- IEEE transactions on electron devices
- VOL 60, NO 8, 2512-2517
- We report the operation of sub-60-nm deeply scaled InGaAs- and InAs-on-insulator (-OI) MOSFETs on Si substrates with MOS interface buffer engineering and Ni-InGaAs metal source/drain (S/D). InAs-OI MOSFETs provide 400% Ion enhancement, compared with an In0.53Ga0.47As
control device with the same drain-induced-barrier-lowering (DIBL) of 100 mV/V, which is attributable to the mobility enhancement and the S/D parasitic resistance (RSD) reduction. In addition, InAs-OI MOSFETs with the MOS interface buffers show excellent electrostatic characteristics. InAs-OI MOSFETs with a channel length (Lch) of 55 nm shows small DIBL of 84 mV/V and subthreshold slope (S.S.) of 105 mV/dec, both of which do not significantly degrade with a decrease of Lch, thanks to the extremely thin channel thickness. In addition, from the simulation study, we have found that further vertical scaling and back biasing techniques can improve the control of short channel effect in InAs-OI MOSFETs.
- Appears in Collections:
- KIST Publication > Article
- Files in This Item:
There are no files associated with this item.
- RIS (EndNote)
- XLS (Excel)
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.