Scalable excitatory synaptic circuit design using floating gate based leaky integrators

Title
Scalable excitatory synaptic circuit design using floating gate based leaky integrators
Authors
이욱성박종극김인호최정혜정두석임형광블라디미르최병준
Keywords
Scalable excitatory synaptic circuit; spike timing dependent plasticity; floating-gate integrators
Issue Date
2017-12
Publisher
Scientific Reports
Citation
VOL 7-17579-13
Abstract
We propose a scalable synaptic circuit realizing spike timing dependent plasticity (STDP)— compatible with randomly spiking neurons. The feasible working of the circuit was examined by circuit simulation using the BSIM 4.6.0 model. A distinguishable feature of the circuit is the use of floating-gate integrators that provide the compact implementation of biologically plausible relaxation time scale. This relaxation occurs on the basis of charge tunneling that mainly relies upon area-independent tunnel barrier properties (e.g. barrier width and height) rather than capacitance. The circuit simulations feature (i) weight-dependent STDP that spontaneously limits the synaptic weight growth, (ii) competitive synaptic adaptation within both unsupervised and supervised frameworks with randomly spiking neurons. The estimated power consumption is merely 34 pW, perhaps meeting one of the most crucial principles (power-efficiency) of neuromorphic engineering. Finally, a means of fine-tuning the STDP behavior is provided.
URI
http://pubs.kist.re.kr/handle/201004/67473
ISSN
2045-2322
Appears in Collections:
KIST Publication > Article
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML


qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE