Channel geometry-dependent threshold voltage and transconductance degradation in gate-all-around nanosheet junctionless transistors
- Channel geometry-dependent threshold voltage and transconductance degradation in gate-all-around nanosheet junctionless transistors
- Junctionless transistors; Channel geometry; Threshold voltage; Transconductance; Gate-all-around nanosheet
- Issue Date
- AIP advances
- VOL 11, 055111
- The gate-all-around (GAA) nanosheet (NS) junctionless transistor (JLT) is an attractive candidate for advanced technology nodes in CMOS
scaling. Here, the channel width-dependent transconductance (gm) degradation and threshold voltage (Vth) shift of GAA NS JLTs were investigated via numerical simulation. Compared to bulk neutral channels, a pronounced surface accumulation channel limited the overall electrical characteristics of GAA NS JLTs at narrow widths. Additionally, the variation in Vth of GAA NS JLTs was much smaller than that in tri-gate JLTs. Quantum mechanical effects in GAA NS JLTs with a very narrow width were also investigated.
- Appears in Collections:
- KIST Publication > Article
- Files in This Item:
There are no files associated with this item.
- RIS (EndNote)
- XLS (Excel)
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.