적층 가능한 비정질 기판 위 III-V 반도체 소자 및 그 제작 방법

Author
주현수장준연이교섭송진동
Assignee
한국과학기술연구원
Regitration Date
2019-02-22
Registration No.
10-1953217
Application Date
2016-08-26
Application No.
2016-0109471
Country
KO
URI
https://pubs.kist.re.kr/handle/201004/83013
Appears in Collections:
KIST Patent > 2016
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML

qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE