Examination of Ferroelectric FET for "Cold" Nonvolatile Memory
- Authors
- Kuk, Song-Hyeon; Han, Seung-Min; Kim, Bong Ho; Kim, Joon Pyo; Kim, Seong-Kwang; Ahn, Seung-Yeop; Park, Min Hyuk; Han, Jae-Hoon; Kim, Sang-Hyeon
- Issue Date
- 2023-08
- Publisher
- Institute of Electrical and Electronics Engineers
- Citation
- IEEE Transactions on Electron Devices, v.70, no.8, pp.4122 - 4127
- Abstract
- HfZrOx-based Si n-/p-type ferroelectric fieldeffect transistors (n/pFEFETs) were investigated from 300 to 82 K with pulse measurements, which disclosed device physics at low temperatures. Moreover, FEFET shows extremely improved performance (read-after-write latency <100 ns and write endurance >10(10 )cycles with no device degradation) at 82 K. Even the lower write voltage is feasible at 82 K than at 300 K although the coercive field increases. The enhancement is attributed to frozen trap sites and increased coercive field at 82 K. Our work not only shows a deep understanding of device physics but also proposes that FEFET could be a promising cold memory.
- Keywords
- HF0.5ZR0.5O2; Charge trapping; ferroelectric memory; ferroelectric transistor; hafnium zirconium oxide; low temperature
- ISSN
- 0018-9383
- URI
- https://pubs.kist.re.kr/handle/201004/113452
- DOI
- 10.1109/TED.2023.3278611
- Appears in Collections:
- KIST Article > 2023
- Files in This Item:
There are no files associated with this item.
- Export
- RIS (EndNote)
- XLS (Excel)
- XML
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.