Full metadata record

DC Field Value Language
dc.contributor.authorKil, Yeon-Ho-
dc.contributor.authorYuk, Sim-Hoon-
dc.contributor.authorKim, Joung Hee-
dc.contributor.authorKim, Taek Sung-
dc.contributor.authorKim, Yong Tae-
dc.contributor.authorChoi, Chel-Jong-
dc.contributor.authorShim, Kyu-Hwan-
dc.date.accessioned2024-01-20T03:04:18Z-
dc.date.available2024-01-20T03:04:18Z-
dc.date.created2021-09-05-
dc.date.issued2016-10-
dc.identifier.issn0038-1101-
dc.identifier.urihttps://pubs.kist.re.kr/handle/201004/123591-
dc.description.abstractWe have investigated the initial stage of low temperature epitaxy (LTE) of Ge on 8 ''-dia. Si (100) substrate using a rapid thermal chemical vapor deposition (RTCVD) with two different precursors of GeH4 and Ge2H6. The quality of LTE Ge films such as surface morphology, defects and crystallinity were analyzed using SEM, AFM and TEM. Experimental results confirmed that the LTE Ge using Ge2H6 precursor was much more beneficial than the LTE using GeH4 in terms of growth rate (x 10), stress relaxation (85% at surface), and crystal quality (low TDDs). The discrepancy looks originated from the weak GeAGe bonds requiring their dissociation energy small compared to the GeAH bonds in GeH4 precursors, and the abundant supply of GeH3 molecules should stimulate chemical reactions at free surface sites. Our LTE technology would be promising for very thin Ge virtual substrate as well as be beneficial for nano-micro electronic devices in need of low temperature processes below 300-500 degrees C. (C) 2016 Elsevier Ltd. All rights reserved.-
dc.languageEnglish-
dc.publisherPERGAMON-ELSEVIER SCIENCE LTD-
dc.subjectTHREADING-DISLOCATION DENSITIES-
dc.subjectGROWTH-
dc.subjectSILICON-
dc.subjectLAYER-
dc.titleThe low temperature epitaxy of Ge on Si (100) substrate using two different precursors of GeH4 and Ge2H6-
dc.typeArticle-
dc.identifier.doi10.1016/j.sse.2016.07.027-
dc.description.journalClass1-
dc.identifier.bibliographicCitationSOLID-STATE ELECTRONICS, v.124, pp.35 - 41-
dc.citation.titleSOLID-STATE ELECTRONICS-
dc.citation.volume124-
dc.citation.startPage35-
dc.citation.endPage41-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.identifier.wosid000382252000007-
dc.identifier.scopusid2-s2.0-84982855444-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.relation.journalWebOfScienceCategoryPhysics, Applied-
dc.relation.journalWebOfScienceCategoryPhysics, Condensed Matter-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalResearchAreaPhysics-
dc.type.docTypeArticle-
dc.subject.keywordPlusTHREADING-DISLOCATION DENSITIES-
dc.subject.keywordPlusGROWTH-
dc.subject.keywordPlusSILICON-
dc.subject.keywordPlusLAYER-
dc.subject.keywordAuthorRTCVD-
dc.subject.keywordAuthorLTE-
dc.subject.keywordAuthorGe on Si-
dc.subject.keywordAuthorGeH4-
dc.subject.keywordAuthorGe2H6-
dc.subject.keywordAuthorActivation energy-
dc.subject.keywordAuthorTEM-
Appears in Collections:
KIST Article > 2016
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML

qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE