Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Park, Chun Woong | - |
dc.contributor.author | Park, Chongdae | - |
dc.contributor.author | Choi, Woo Young | - |
dc.contributor.author | Seo, Dongsun | - |
dc.contributor.author | Jeong, Cherlhyun | - |
dc.contributor.author | Cho, Il Hwan | - |
dc.date.accessioned | 2024-01-20T10:32:49Z | - |
dc.date.available | 2024-01-20T10:32:49Z | - |
dc.date.created | 2021-09-05 | - |
dc.date.issued | 2014-02 | - |
dc.identifier.issn | 1598-1657 | - |
dc.identifier.uri | https://pubs.kist.re.kr/handle/201004/127179 | - |
dc.description.abstract | In this paper, scaling down characteristics of vertical channel phase random access memory are investigated with device simulator and finite element analysis simulator. Electrical properties of select transistor are obtained by device simulator and those of phase change material are obtained by finite element analysis simulator. From the fusion of both data, scaling properties of vertical channel phase change random access memory (VPCRAM) are considered with ITRS roadmap. Simulation of set reset current are carried out to analyze the feasibility of scaling down and compared with values in ITRS roadmap. Simulation results show that width and length ratio of the phase change material (PCM) is key parameter of scaling down in VPCRAM. Thermal simulation results provide the design guideline of VPCRAM. Optimization of phase change material in VPCRAM can be achieved by oxide sidewall process optimization. | - |
dc.language | English | - |
dc.publisher | IEEK PUBLICATION CENTER | - |
dc.title | Scaling Down Characteristics of Vertical Channel Phase Change Random Access Memory (VPCRAM) | - |
dc.type | Article | - |
dc.identifier.doi | 10.5573/JSTS.2014.14.1.048 | - |
dc.description.journalClass | 1 | - |
dc.identifier.bibliographicCitation | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.14, no.1, pp.48 - 52 | - |
dc.citation.title | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.citation.volume | 14 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 48 | - |
dc.citation.endPage | 52 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.identifier.kciid | ART001850479 | - |
dc.identifier.wosid | 000332697700007 | - |
dc.identifier.scopusid | 2-s2.0-84896899280 | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.type.docType | Article | - |
dc.subject.keywordAuthor | Phase change RAM | - |
dc.subject.keywordAuthor | scaling down | - |
dc.subject.keywordAuthor | phase change material | - |
dc.subject.keywordAuthor | finite element analysis | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.