Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 민석기 | - |
dc.contributor.author | 황성우 | - |
dc.contributor.author | 김은규 | - |
dc.date.accessioned | 2024-01-12T11:03:06Z | - |
dc.date.available | 2024-01-12T11:03:06Z | - |
dc.date.issued | 1998-12-05 | - |
dc.identifier.uri | https://pubs.kist.re.kr/handle/201004/85146 | - |
dc.title | 게이트의 미세구조 패시베이션에 의한전계효과트랜지스터의 성능 개선방법 | - |
dc.type | Patent | - |
dc.date.registration | 1998-12-05 | - |
dc.date.application | 1996-05-13 | - |
dc.identifier.patentRegistrationNumber | 181254 | - |
dc.identifier.patentApplicationNumber | 96-15768 | - |
dc.publisher.country | KO | - |
dc.type.iprs | 특허 | - |
dc.contributor.assignee | 한국과학기술연구원 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.