Channel geometry-dependent threshold voltage and transconductance degradation in gate-all-around nanosheet junctionless transistors

Authors
Jeon, D.-Y.
Issue Date
2021-05
Publisher
American Institute of Physics Inc.
Citation
AIP Advances, v.11, no.5
Abstract
The gate-all-around (GAA) nanosheet (NS) junctionless transistor (JLT) is an attractive candidate for advanced technology nodes in CMOS scaling. Here, the channel width-dependent transconductance (gm) degradation and threshold voltage (Vth) shift of GAA NS JLTs were investigated via numerical simulation. Compared to bulk neutral channels, a pronounced surface accumulation channel limited the overall electrical characteristics of GAA NS JLTs at narrow widths. Additionally, the variation in Vth of GAA NS JLTs was much smaller than that in tri-gate JLTs. Quantum mechanical effects in GAA NS JLTs with a very narrow width were also investigated. ? 2021 Author(s).
Keywords
Nanosheets; Quantum theory; Transconductance; Advanced technology; Channel geometry; Channel widths; Electrical characteristic; Gate-all-around; Junctionless transistors; Quantum mechanical effects; Surface accumulation; Threshold voltage; Junctionless transistors; Channel geometry; Threshold voltage; Transconductance; Gate-all-around nanosheet
ISSN
2158-3226
URI
https://pubs.kist.re.kr/handle/201004/117103
DOI
10.1063/5.0035460
Appears in Collections:
KIST Article > 2021
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML

qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE