Full metadata record

DC Field Value Language
dc.contributor.authorJung, Haksoon-
dc.contributor.authorChoi, Joonghoon-
dc.contributor.authorBaek, Seunghun-
dc.contributor.authorShin, Bong Gyu-
dc.contributor.authorSong, Young Jae-
dc.contributor.authorJung, Hanggyo-
dc.contributor.authorKim, JoHyeon-
dc.contributor.authorJeon, Jongwook-
dc.contributor.authorKim, Gyumin-
dc.contributor.authorPark, Heechun-
dc.contributor.authorLee, Yeonjoo-
dc.contributor.authorYoo, Jinkyoung-
dc.contributor.authorLee, Jae-Hyun-
dc.contributor.authorKim, Hyungwoo-
dc.contributor.authorKang, Kibum-
dc.contributor.authorJeong, Jaeyong-
dc.contributor.authorKim, Sang Hyeon-
dc.contributor.authorBae, Joohan-
dc.contributor.authorKim, Chang Soo-
dc.contributor.authorYang, Won Kwang-
dc.contributor.authorLee, Sungjoo-
dc.contributor.authorKwon, Jiwook-
dc.contributor.authorKim, Byung-Sung-
dc.contributor.authorHan, Jae-Hoon-
dc.contributor.authorKim, Hyung-Jun-
dc.contributor.authorYoon, Hoon Hahn-
dc.contributor.authorKwon, Jimin-
dc.contributor.authorHong, Young Joon-
dc.date.accessioned2026-03-27T06:30:15Z-
dc.date.available2026-03-27T06:30:15Z-
dc.date.created2026-03-24-
dc.date.issued2026-03-
dc.identifier.issn1936-0851-
dc.identifier.urihttps://pubs.kist.re.kr/handle/201004/154503-
dc.description.abstractThe emergence of ultralarge-scale hardware systems for artificial intelligence is driving demand for high-performance heterogeneous integration. At the heart of these systems lies the maximization of computational capability through high data bandwidth, necessitating interconnects that either increase the number of links between tiers and chips or enhance the data transfer rate of each link. Monolithic three-dimensional (M3D) integration, particularly with two-dimensional (2D) materials, offers ultradense intertier vias and multifunctional devices within back-end-of-line-compatible processes, enabling compact vertical stacking of logic and memory. A critical challenge in this architecture is thermal management, requiring cross-layer electro-thermal analysis and codesign with integrated power regulation. In parallel, photonic integrated circuits provide low-latency, energy-efficient interchip communication by overcoming the traditional bandwidth limitation imposed by electrical signal loss, and their advantages become increasingly significant as the communication distance increases. Emerging concepts, including spectrally tunable 2D photodetectors and vertically stacked microlight-emitting-diode–photodiode transceivers, further enhance scalability by eliminating reliance on external lasers. This Review article highlights the convergence of M3D integration, 2D materials, and photonic interconnects, while outlining challenges of material compatibility, process scalability, and system-level codesign that must be addressed to realize a unified framework for next-generation computing and communication systems beyond conventional Si scaling.-
dc.languageEnglish-
dc.publisherAmerican Chemical Society-
dc.titleAdvances and Future Challenges in Monolithic 3D Integrated Logic, Power, and Optoelectronics Technologies for Tightly Interconnected Intelligent Systems-
dc.typeArticle-
dc.identifier.doi10.1021/acsnano.5c15601-
dc.description.journalClass1-
dc.identifier.bibliographicCitationACS Nano, v.20, no.8, pp.6407 - 6445-
dc.citation.titleACS Nano-
dc.citation.volume20-
dc.citation.number8-
dc.citation.startPage6407-
dc.citation.endPage6445-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.identifier.wosid001694431500001-
dc.identifier.scopusid2-s2.0-105031673907-
dc.relation.journalWebOfScienceCategoryChemistry, Multidisciplinary-
dc.relation.journalWebOfScienceCategoryChemistry, Physical-
dc.relation.journalWebOfScienceCategoryNanoscience & Nanotechnology-
dc.relation.journalWebOfScienceCategoryMaterials Science, Multidisciplinary-
dc.relation.journalResearchAreaChemistry-
dc.relation.journalResearchAreaScience & Technology - Other Topics-
dc.relation.journalResearchAreaMaterials Science-
dc.type.docTypeReview-
dc.subject.keywordPlusATOMIC LAYER DEPOSITION-
dc.subject.keywordPlus2-DIMENSIONAL MATERIALS-
dc.subject.keywordPlusSILICON INTERPOSER-
dc.subject.keywordPlusANALYTICAL PLACEMENT-
dc.subject.keywordPlusDESIGN METHODOLOGY-
dc.subject.keywordPlusMOS2 TRANSISTORS-
dc.subject.keywordPlusMICRO-LEDS-
dc.subject.keywordPlusPERFORMANCE-
dc.subject.keywordPlusPHOTONICS-
dc.subject.keywordPlusLIGHT-EMITTING-DIODES-
dc.subject.keywordAuthorcopackaged optics-
dc.subject.keywordAuthoroptical interconnects-
dc.subject.keywordAuthorphotonicintegrated circuits-
dc.subject.keywordAuthordesign-technology co-optimization-
dc.subject.keywordAuthorpower delivery network-
dc.subject.keywordAuthorthermal management-
dc.subject.keywordAuthor2D materials-
dc.subject.keywordAuthormicrolight-emitting diodes-
dc.subject.keywordAuthorheterogeneously integratedmonolithic 3D-
dc.subject.keywordAuthoradvanced packaging-
Appears in Collections:
KIST Article > 2026
Export
RIS (EndNote)
XLS (Excel)
XML

qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE