A pipelined architecture for VLSI implementation of quantizer/inverse quantizer processor for video CODEC.

Authors
KIM Hyoung GonKwon Yong-Moo민남기김재형
Citation
Proceedings of the fifth international conference on signal processing applications & technology (IC, pp.1737 - 1742
URI
https://pubs.kist.re.kr/handle/201004/112120
Appears in Collections:
KIST Conference Paper > Others
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML

qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE