Nanofloating Gate Memory Devices Based on Controlled Metallic Nanoparticle-Embedded InGaZnO TFTs

Authors
Park, Young-SuLee, Sang YeolLee, Jang-Sik
Issue Date
2010-10
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Citation
IEEE ELECTRON DEVICE LETTERS, v.31, no.10, pp.1134 - 1136
Abstract
In this letter, InGaZnO thin-film transistor (bottom-gate (n+Si) and top-contact structure)-based nanofloating gate memory devices were developed. These nonvolatile transistor memory devices contained self-assembled gold nanoparticles (Au(NP)) and exhibited good programmable memory characteristics according to the programming/erasing operations with large memory windows. The charge trapping in the Au(NP) charge storage layers was responsible for the memory operations. The good endurance and data retention capability demonstrated by these memory devices make them suitable for nonvolatile memory applications. As this approach was based on the solution-processed controlled Au(NP) charge trapping layers and the low-temperature synthesized transparent oxide semiconductors, it has the potential for application in low-temperature-processed transparent nonvolatile memory devices.
Keywords
THIN-FILM-TRANSISTOR; THIN-FILM-TRANSISTOR; IGZO TFTs; metallic nanoparticles; nonvolatile memory; thin-film transistors (TFTs)
ISSN
0741-3106
URI
https://pubs.kist.re.kr/handle/201004/131066
DOI
10.1109/LED.2010.2063013
Appears in Collections:
KIST Article > 2010
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML

qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE