Full metadata record

DC Field Value Language
dc.contributor.authorJin, S.-
dc.contributor.authorCho, J.-
dc.contributor.authorPham, X. D.-
dc.contributor.authorLee, K. M.-
dc.contributor.authorPark, S. -K.-
dc.contributor.authorKim, M.-
dc.contributor.authorJeon, J. W.-
dc.date.accessioned2024-01-20T20:02:39Z-
dc.date.available2024-01-20T20:02:39Z-
dc.date.created2021-09-05-
dc.date.issued2010-01-
dc.identifier.issn1051-8215-
dc.identifier.urihttps://pubs.kist.re.kr/handle/201004/131810-
dc.description.abstractStereo vision is a well-known ranging method because it resembles the basic mechanism of the human eye. However, the computational complexity and large amount of data access make real-time processing of stereo vision challenging because of the inherent instruction cycle delay within conventional computers. In order to solve this problem, the past 20 years of research have focused on the use of dedicated hardware architecture for stereo vision. This paper proposes a fully pipelined stereo vision system providing a dense disparity image with additional sub-pixel accuracy in real-time. The entire stereo vision process, such as rectification, stereo matching, and post-processing, is realized using a single field programmable gate array (FPGA) without the necessity of any external devices. The hardware implementation is more than 230 times faster when compared to a software program operating on a conventional computer, and shows stronger performance over previous hardware-related studies.-
dc.languageEnglish-
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.subjectOCCLUSIONS-
dc.titleFPGA Design and Implementation of a Real-Time Stereo Vision System-
dc.typeArticle-
dc.identifier.doi10.1109/TCSVT.2009.2026831-
dc.description.journalClass1-
dc.identifier.bibliographicCitationIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, v.20, no.1, pp.15 - 26-
dc.citation.titleIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY-
dc.citation.volume20-
dc.citation.number1-
dc.citation.startPage15-
dc.citation.endPage26-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.identifier.wosid000273566200004-
dc.identifier.scopusid2-s2.0-74249089027-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.relation.journalResearchAreaEngineering-
dc.type.docTypeArticle-
dc.subject.keywordPlusOCCLUSIONS-
dc.subject.keywordAuthorField programmable gate arrays-
dc.subject.keywordAuthorintegrated circuit design-
dc.subject.keywordAuthorstereo vision-
dc.subject.keywordAuthorvideo signal processing-
Appears in Collections:
KIST Article > 2010
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML

qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE