A 20 Gb/s CMOS Single-Chip 850 nm Optical Receiver

Authors
Yang, Seung-JaeLee, Jae-HoLee, Myung-JaeChoi, Woo-Young
Issue Date
2024-07
Publisher
Optical Society of America
Citation
Journal of Lightwave Technology, v.42, no.13, pp.4525 - 4530
Abstract
An850 nm monolithic optical receiver is realized with the standard 28 nm complementary metal-oxide-semiconductor (CMOS) technology without any process modification or design rule violation. The single-chip optical receiver contains a Si avalanche photodetector (APD) and an underdamped trans-impedance amplifier (TIA) which compensates the Si APD bandwidth limitation. The Si APD characteristics are measured and modeled with an equivalent circuit that accurately emulates the Si APD frequency responses and the noise characteristics. Using this model, the optimal design of the receiver circuit is carried out. The fabricated monolithic optical receiver achieves 20 Gb/s operation.
Keywords
SILICON AVALANCHE PHOTODETECTORS; OPTOELECTRONIC RECEIVER; TECHNOLOGY; PERFORMANCE; Avalanche photodetector; monolithic optical receiver; multiple junctions; optical interconnect; silicon photodiode; silicon photonics; standard CMOS technology
ISSN
0733-8724
URI
https://pubs.kist.re.kr/handle/201004/150299
DOI
10.1109/JLT.2024.3374707
Appears in Collections:
KIST Article > 2024
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML

qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE