High-Density Digital Neuromorphic Processor with High-Precision Neural and Synaptic Dynamics and Temporal Acceleration
- Authors
- Park, Jongkil; Jeong, YeonJoo; Kim, Jaewook; Lee, Suyoun; Kwak, Joon Young; Park, Jong-Keuk; Kim, Inho
- Issue Date
- 2024-04
- Publisher
- IEEE
- Citation
- 6th International Conference on AI Circuits and Systems (AICAS), pp.322 - 326
- Abstract
- This paper presents a large-scale digital neuromorphic processor for spiking neural network emulation. The processor is fabricated in a 28 nm CMOS and occupies a 9.00 mm(2) die area for 262,144 neurons. A time-embedded floating-point leaky integrate-and-fire neuron model is implemented to reduce the size of SRAM and the number of SRAM accesses. It achieves a high-density neuron integration (34.9 k neurons/mm(2)), which is 13 times higher than other state-of-the-art designs. Additionally, it achieves a high-dynamic range synapse (8-bit floating-point) and low energy consumption (28.26 pJ/synaptic operation).
- ISSN
- 2834-9830
- URI
- https://pubs.kist.re.kr/handle/201004/150606
- DOI
- 10.1109/AICAS59952.2024.10595869
- Appears in Collections:
- KIST Conference Paper > 2024
- Files in This Item:
There are no files associated with this item.
- Export
- RIS (EndNote)
- XLS (Excel)
- XML
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.