Doping-Optimized Back-illuminated Single-Photon Avalanche Diode in Stacked 40 nm CIS Technology Achieving 60% PDP at 905 nm

Authors
Eun sung ParkHa, Won-YongEom, Do YoonAhn, DaehwanAn, HyukYi, SuhyunKim, Kyung-DoKim, JongchaeChoi, Woo-YoungLee, Myung-Jae
Issue Date
2023-06-15
Publisher
Institute of Electrical and Electronics Engineers Inc.
Citation
2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023
Abstract
We report on back-illuminated single-photon avalanche diodes (SPADs) based on 40 nm CIS technology. The SPAD performance is optimized with doping engineering, enabling the extension of the effective active area resulting in much higher efficiency. It achieves a dark count rate (DCR) of 15 cps/ μ m2, timing jitter of 97 ps, and excellent photon detection probability (PDP) in near-infrared (NIR) wavelength of about 60% at 905 nm and 44% at 940 nm at the excess bias voltage (VE) of 2.5 V.
URI

Go to Link
DOI
10.23919/VLSITechnologyandCir57934.2023.10185229
Appears in Collections:
KIST Conference Paper > 2023
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML

qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE