Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Dae-Young Jeon | - |
dc.contributor.author | So Jeong Park | - |
dc.contributor.author | Mireille Mouis | - |
dc.contributor.author | Sylvain Barraud | - |
dc.contributor.author | Gyu-Tae Kim | - |
dc.contributor.author | Gerard Ghibaudo | - |
dc.date.accessioned | 2024-01-12T05:40:51Z | - |
dc.date.available | 2024-01-12T05:40:51Z | - |
dc.date.created | 2021-09-29 | - |
dc.date.issued | 2019-04 | - |
dc.identifier.issn | 2330-5738 | - |
dc.identifier.uri | https://pubs.kist.re.kr/handle/201004/78966 | - |
dc.description.abstract | Unique electrical properties of junctionless transistors (JLTs) with back-gate bias (Vgb) effects are investigated and visualized by numerical simulations. Charge coupling effects between front and back interfaces influenced threshold voltage (Vth) and flat-band voltage (Vfb) of JLTs. In addition, series resistance (Rsd) of JLTs was dependent on Vgb and back-biasing behavior of JLT with a shorter channel was deviated from intrinsic characteristics due to considerable Rsd effects. The Rsd was extracted by transfer length method (TLM) and its effects were deembedded using simple equation. | - |
dc.language | English | - |
dc.publisher | IEEE | - |
dc.subject | Series resistance | - |
dc.subject | null | - |
dc.subject | Back-gate effects | - |
dc.subject | null | - |
dc.subject | Junctionless transistors | - |
dc.subject | null | - |
dc.subject | Threshold voltage | - |
dc.subject | null | - |
dc.subject | Flat-band voltage | - |
dc.title | Series Resistance Effects on the Back-gate Biased Operation of Junctionless Transistors | - |
dc.type | Conference | - |
dc.description.journalClass | 1 | - |
dc.identifier.bibliographicCitation | EUROSOI-ULIS2019 | - |
dc.citation.title | EUROSOI-ULIS2019 | - |
dc.citation.conferencePlace | FR | - |
dc.citation.conferencePlace | Grenoble, France | - |
dc.citation.conferenceDate | 2019-04-01 | - |
dc.relation.isPartOf | 2019 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS) | - |
dc.identifier.wosid | 000565067300067 | - |
dc.identifier.scopusid | 2-s2.0-85083160657 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.