Simple estimation of intrinsic electrical parameters in junctionless transistors
- Authors
- Jeon, Dae-Young
- Issue Date
- 2020-09-01
- Publisher
- AMER INST PHYSICS
- Citation
- AIP ADVANCES, v.10, no.9
- Abstract
- Junctionless transistors (JLTs) are an attractive candidate for advanced complementary metal oxide semiconductor technologies, but their mode of operation is very different from that of conventional inversion-mode transistors. In this study, we explore the close relationship between the key electrical parameters of JLTs, such as doping concentration (N-d), threshold voltage (V-th), and flat-band voltage (V-fb). The separation between V-fb and V-th in JLTs increases linearly with N-d, and the rate of increase in the separation was affected by the maximum depletion depth (D-max) at given N-d. These findings will enable researchers to estimate simply the N-d or V-fb values of not only JLTs but also JLT-like multi-layer transition metal dichalcogenide-based transistors.
- Keywords
- NANOWIRE TRANSISTORS; EXTRACTION; NANOWIRE TRANSISTORS; EXTRACTION; junctionless transistors; numerical simulation; parameter extraction; doping concentration; flat-band voltage; threshold voltage; full depletion width
- ISSN
- 2158-3226
- URI
- https://pubs.kist.re.kr/handle/201004/118146
- DOI
- 10.1063/5.0022769
- Appears in Collections:
- KIST Article > 2020
- Files in This Item:
There are no files associated with this item.
- Export
- RIS (EndNote)
- XLS (Excel)
- XML
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.