Wafer Bonging Process for III-V MOSFET and Monolithic 3D Integration on Si Substrates

Authors
Kim Hyung-junSanghyeon Kim
Publisher
11.6~9, 제주
Citation
International Conference on Electronic Materials and Nanotechnology for Green Environment (ENGE 2016)
Keywords
wafer bonding; III-V; MOSFET; M3D
URI
https://pubs.kist.re.kr/handle/201004/88801
Appears in Collections:
KIST Conference Paper > Others
Files in This Item:
There are no files associated with this item.
Export
RIS (EndNote)
XLS (Excel)
XML

qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

BROWSE